SCAS666A - JUNE 2001 - REVISED AUGUST 2002

•	High Performance 1:10 Clock Driver for
	General Purpose Applications. Operates up
	to 200 MHz at V <sub>DD</sub> 3.3 V

- Pin-to-Pin Skew < 100 ps at V<sub>DD</sub> 3.3 V
- V<sub>DD</sub> Range: 2.3 V to 3.6 V
- Operating Temperature Range –40°C to 85°C
- Output Enable Glitch Suppression
- Distributes One Clock Input to Two Banks of Five Outputs
- 25-Ω On-Chip Series Damping Resistors
- Packaged in 24-Pin TSSOP

	PW PACKAG (TOP VIEW)	_		
GND U U U U U U U U U U U U U U U U U U U	(TOP VIEW) 1 () 2 3 4 5 6 7 8 9 10 11	24 23 22 21 20 19 18 17 16 15 14		CLK V <sub>DD</sub> 2Y0 2Y1 GND GND 2Y2 2Y3 V <sub>DD</sub> V <sub>DD</sub>
2Y4 🗖	12	13	╞━	2Ğ

#### description

The CDCVF2310 is a high-performance, low-skew clock buffer that operates up to 200 MHz. Two banks of five outputs each provide low-skew copies of CLK. Through the use of the control pins 1G and 2G, the outputs of bank 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of the CLK input. The device operates in a 2.5-V and 3.3-V environment. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals.

The CDCVF2310 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SCAS666A - JUNE 2001 - REVISED AUGUST 2002

## functional block diagram





SCAS666A - JUNE 2001 - REVISED AUGUST 2002

The 1G and 2G output enables are active high. For example, if the 1G pin is logic high, the 1Y(0:4) outputs will follow the input CLK. If 1G is logic low, the 1Y(0:4) outputs will drive low, independent of the state of the input clock.

FUNCTION TABLE									
	INPUT		OUTPUT						
1G	1Y(0:4)	2Y(0:4)							
L	L	Х	L	L					
Н	L	Н	Н	L					
L	Н	н	L	Н					
Н	Н	Н	Н	Н					

#### **Terminal Functions**

	TERMINAL				
NAME	NO.	I/O	DESCRIPTION		
1G	11	I	Output enable control for $1Y(0:4)$ outputs. This output enable is active high meaning the $1Y(0:4)$ clock outputs will follow the input clock (CLK) if this pin is logic high. If this pin is logic low, the $1Y(0:4)$ outputs will drive low independent of the state of CLK.		
2G	13	I	Output enable control for $2Y(0:4)$ outputs. This output enable is active high meaning the $2Y(0:4)$ clock outputs will follow the input clock (CLK) if this pin is logic high. If this pin is logic low, the $2Y(0:4)$ outputs will drive low independent of the state of CLK.		
1Y[0:4]	3, 4, 5, 8, 9	0	Buffered output clocks		
2Y(0:4)	21, 20, 17, 16, 12	0	Buffered output clocks		
CLK	24	I	Input reference frequency		
GND	1, 6, 7, 18, 19		Ground		
V <sub>DD</sub>	2, 10, 14, 15, 22, 23	Power	DC power supply, 2.3 V – 3.6 V		



SCAS666A - JUNE 2001 - REVISED AUGUST 2002

### detailed description

### output enable glitch suppression circuit

The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer will be enabled on the next full period of the input clock (negative edge triggered by the input clock). The G input must be stable one  $t_{en}$  – time prior to the falling edge of the CLK for predictable operation.




Figure 1. G (t<sub>en</sub>, t<sub>dis</sub>) Relative to CLK $\downarrow$ 



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>DD</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	–0.5 V to V <sub>DD</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±50 mA
Continuous total output current, $I_O (V_O = 0 \text{ to } V_{DD})$	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): PW package	120°C/W
Storage temperature range T <sub>stg</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
		2.3	2.5		V
Supply voltage, V <sub>DD</sub>			3.3	3.6	V
Level and the set of the set of	V <sub>DD</sub> = 3 V to 3.6 V			0.8	
Low-level input voltage, V <sub>IL</sub>	$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V}$			0.7	V
High-level input voltage, VIH	V <sub>DD</sub> = 3 V to 3.6 V	2			V
	$V_{DD}$ = 2.3 V to 2.7 V	1.7			
Input voltage, V <sub>I</sub>		0		$V_{DD}$	V
	$V_{DD} = 3 V \text{ to } 3.6 V$			-12	
High-level output current, IOH	$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V}$			-6	mA
I am land a dard a market I	V <sub>DD</sub> = 3 V to 3.6 V			12	
Low-level output current, IOL	$V_{DD} = 2.3 V \text{ to } 2.7 V$			6	mA
Operating free-air temperature, TA		-40		85	°C



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
VIK	Input voltage	$V_{DD} = 3 V$ , $I_{I} = -18 mA$			-1.2	V
lj	Input current	$V_I = 0 V \text{ or } V_{DD}$			±5	μA
IDD <sup>†</sup>	Static device current	$CLK = 0 \; V \; or \; V_{DD}, \qquad I_O = 0 \; mA, \; V_{DD} = 3.3 \; V$			25	μA
CI	Input capacitance	$V_{DD} = 2.3 \text{ V to } 3.6 \text{ V},  V_I = 0 \text{ V or } V_{DD}$		2.5		pF
CO	Output capacitance	$V_{DD} = 2.3 \text{ V to } 3.6 \text{ V},  V_I = 0 \text{ V or } V_{DD}$		2.8		pF

<sup>†</sup> For I<sub>DD</sub> over frequency see Figure 5.

## $V_{DD}$ = 3.3 V ±0.3 V

	PARAMETER		TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
		$V_{DD}$ = min to max,	I <sub>OH</sub> = −100 μA	V <sub>DD</sub> – 0.2			
VOH High-level output voltage	N== 2)/	I <sub>OH</sub> = -12 mA	2.1			V	
		V <sub>DD</sub> = 3 V	$I_{OH} = -6 \text{ mA}$	2.4			
VOL Low-level output voltage	$V_{DD}$ = min to max,	I <sub>OL</sub> = -100 μA			0.2		
	Low-level output voltage	N 0)/	I <sub>OL</sub> = 12 mA			0.8	V
			V <sub>DD</sub> = 3 V	$I_{OL} = 6 \text{ mA}$			0.55
		V <sub>DD</sub> = 3 V,	V <sub>O</sub> = 1 V	-28			
IОН	High-level output current	$V_{DD} = 3.3 V,$	V <sub>O</sub> = 1.65 V		-36		mA
		V <sub>DD</sub> = 3.6 V,	V <sub>O</sub> = 3.135 V			-14	
		V <sub>DD</sub> = 3 V,	V <sub>O</sub> = 1.95 V	28			
IOL	Low-level output current	$V_{DD} = 3.3 V,$	V <sub>O</sub> = 1.65 V		36		mA
		V <sub>DD</sub> = 3.6 V,	V <sub>O</sub> = 0.4 V			14	

<sup>‡</sup> All typical values are at respective nominal  $V_{DD}$ .

#### $V_{DD}$ = 2.5 V $\pm 0.2$ V

	PARAMETER		<b>TEST CONDITIONS</b>	MIN	TYP‡	MAX	UNIT
		V <sub>DD</sub> = min to max,	l <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.2			v
VOH	High-level output voltage	V <sub>DD</sub> = 2.3 V	I <sub>OH</sub> = –6 mA	1.8			V
v		V <sub>DD</sub> = min to max,	l <sub>OL</sub> = 100 μA			0.2	V
VOL	Low-level output voltage	V <sub>DD</sub> = 2.3 V	I <sub>OL</sub> = 6 mA			0.55	V
		V <sub>DD</sub> = 2.3 V,	$V_{O} = 1 V$	-17			mA
lон	High-level output current	V <sub>DD</sub> = 2.5 V,	V <sub>O</sub> = 1.25 V		-25		
		V <sub>DD</sub> = 2.7 V,	V <sub>O</sub> = 2.375 V			-10	mA
		V <sub>DD</sub> = 2.3 V,	V <sub>O</sub> = 1.2 V	17			
lol	Low-level output current	V <sub>DD</sub> = 2.5 V,	V <sub>O</sub> = 1.25 V		25		mA
		V <sub>DD</sub> = 2.7 V,	V <sub>O</sub> = 0.3 V			10	

<sup>‡</sup> All typical values are at respective nominal V<sub>DD</sub>.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	NOM	MAX	UNIT
	$V_{DD} = 3 V \text{ to } 3.6 V$	0		200	N.41.1-	
<sup>†</sup> clk	Clock frequency	$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V}$	0		170	MHz



# switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

### $V_{DD}$ = 3.3 V $\pm 0.3$ V (see Figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
<sup>t</sup> PLH		f = 0 MHz to 200 MHz	1.3		0.0	20
<sup>t</sup> PHL	CLK to Yn (see Figure 2)		1.3		2.8	ns
<sup>t</sup> sk(o)	Output skew (Yn to Yn) (see Note 4 and Figure 4)				100	ps
<sup>t</sup> sk(p)	Pulse skew (see Figure 5)				250	ps
<sup>t</sup> sk(pp)	Part-to-part skew				500	ps
tr	Rise time (see Figure 3)	$V_{O} = 0.4 V$ to 2 V	0.7		2	V/ns
t <sub>f</sub>	Fall time (see Figure 3)	$V_{O} = 2 V \text{ to } 0.4 V$	0.7		2	V/ns
t <sub>en</sub>	G before CLK $\downarrow$ (see Figure 1)	N N 10	0.1			
<sup>t</sup> dis	G after CLK $\downarrow$ (see Figure 1)	V(threshold) = $V$ DD/2	0.4			ns

<sup>†</sup> All typical values are at respective nominal V<sub>DD</sub>.

NOTE 4: The t<sub>sk(0)</sub> specification is only valid for equal loading of all outputs.

#### $V_{DD}$ = 2.5 V $\pm 0.2$ V (see Figure 2)


	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
<sup>t</sup> PLH			4.5		2	
<sup>t</sup> PHL	CLK to Yn (see Figure 2)	f = 0 MHz to 170 MHz	1.5		3.5	ns
<sup>t</sup> sk(o)	Output skew (Yn to Yn) (see Note 4 and Figure 4)				170	ps
<sup>t</sup> sk(p)	Pulse skew (see Figure 5)				400	ps
<sup>t</sup> sk(pp)	Part-to-part skew				600	ps
tr	Rise time (see Figure 3)	$V_{O} = 0.4 \text{ V}$ to 1.7 V	0.5		1.4	V/ns
t <sub>f</sub>	Fall time (see Figure 3)	$V_{O} = 1.7 V \text{ to } 0.4 V$	0.5		1.4	V/ns
t <sub>en</sub>	G before CLK $\downarrow$ (see Figure 1)		0.1			
<sup>t</sup> dis	G after CLK $\downarrow$ (see Figure 1)	$V_{\text{(threshold)}} = V_{\text{DD}}/2$	0.4			ns

 $^{\dagger}$  All typical values are at respective nominal V\_DD.

NOTE 4: The  $t_{Sk(0)}$  specification is only valid for equal loading of all outputs.



#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. CL includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  200 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 1.2 ns, t<sub>f</sub> < 1.2 ns.

Figure 2. Test Load Circuit






Figure 3. Voltage Waveforms Propagation Delay Times







### PARAMETER MEASUREMENT INFORMATION






SCAS666A - JUNE 2001 - REVISED AUGUST 2002

**MECHANICAL DATA** 

PLASTIC SMALL-OUTLINE PACKAGE

#### PW (R-PDSO-G\*\*) 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated